







Cyclone V SoC Development & Education Board (DE0-Nano-SoC)

PAGE	CONTENT
01	Cover Page
02	Block Diagram
03	FPGA IO Bank3, 4, 5 and 8
04	FPGA IO Bank 6 (HPS DDR3)
05	FPGA IO Bank 7 (HPS Peripheral Device)
06	FPGA Clock In/Out and Clock Generator
07	FPGA Configuration and EPCS device
08	FPGA Power
09	FPGA Decoupling
10	USB Blaster II
11	JTAG Chain
12	HPS Peripheral : DDR3 SDRAM
13	HPS Peripheral : UART to USB and SD Card Socket
14	HPS Peripheral : USB OTG
15	HPS Peripheral : Gigabit Ethernet
16	HPS Peripheral : Accelerometer & LTC Expansion Header
17	HPS Peripheral : Reset Circuit, Button and LED
18	FPGA : ADC1 (LTC2308) for 8-channel Analog Expansion Header and Arduino Analog input
19	FPGA : GPIO, Analog and Arduino UNO Expansion Header
20	FPGA : Button, Switch and LED
21	Power - 1.1V, 5V
22	Power - 2.5V, 3.3V
23	Power - 1.2V, 1.5V, 1.8V, 9V
24	






Copyright (c) 2015 by Terasic Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.

DE0-Nano-SoC Board

Size B Document Number FPGABank3,4,5,8 Rev A1

Date: Tuesday, January 06, 2015 Sheet 3 of 23

DDR3 Interface (HPS)



HPS_DDR3_ADDR0	C28
HPS_DDR3_ADDR1	B28
HPS_DDR3_ADDR2	E26
HPS_DDR3_ADDR3	D26
HPS_DDR3_ADDR4	J21
HPS_DDR3_ADDR5	J20
HPS_DDR3_ADDR6	C26
HPS_DDR3_ADDR7	B26
HPS_DDR3_ADDR8	F26
HPS_DDR3_ADDR9	F25
HPS_DDR3_ADDR10	A24
HPS_DDR3_ADDR11	B24
HPS_DDR3_ADDR12	D24
HPS_DDR3_ADDR13	C24
HPS_DDR3_ADDR14	G23
HPS_DDR3_ADDR15	F24
HPS_DDR3_CK_P	N21
HPS_DDR3_CK_N	N20
HPS_DDR3_CKE	L28
HPS_DDR3_CKE1	K28
HPS_DDR3_BA0	A27
HPS_DDR3_BA1	H25
HPS_DDR3_BA2	G25
HPS_DDR3_RAS_N	A25
HPS_DDR3_CAS_N	A26
HPS_DDR3_WE_N	E25
HPS_DDR3_CS_N	L21
HPS_DDR3_CS1_N	L20
HPS_DDR3_ODT	D28
HPS_DDR3_ODT1	G26

U1L

CYCLONE V SoC BANK 6 (HPS)

Bank 6A
VCCIO = 1.5V

HPS_RZQ_0	HPS_DDR/HPS_A_0	HPS_DDR/HPS_DQ_0
	HPS_DDR/HPS_A_1	HPS_DDR/HPS_DQ_1
	HPS_DDR/HPS_A_2	HPS_DDR/HPS_DQ_2
	HPS_DDR/HPS_A_3	HPS_DDR/HPS_DQ_3
	HPS_DDR/HPS_A_4	HPS_DDR/HPS_DQ_4
	HPS_DDR/HPS_A_5	HPS_DDR/HPS_DQ_5
	HPS_DDR/HPS_A_6	HPS_DDR/HPS_DQ_6
	HPS_DDR/HPS_A_7	HPS_DDR/HPS_DQ_7
	HPS_DDR/HPS_A_8	
	HPS_DDR/HPS_A_9	HPS_DDR/HPS_DQS_0
	HPS_DDR/HPS_A_10	HPS_DDR/HPS_DQSn_0
	HPS_DDR/HPS_A_11	HPS_DDR/HPS_DM_0
	HPS_DDR/HPS_A_12	
	HPS_DDR/HPS_A_13	HPS_DDR/HPS_DQ_8
	HPS_DDR/HPS_A_14	HPS_DDR/HPS_DQ_9
	HPS_DDR/HPS_A_15	HPS_DDR/HPS_DQ_10
		HPS_DDR/HPS_DQ_11
		HPS_DDR/HPS_DQ_12
		HPS_DDR/HPS_DQ_13
		HPS_DDR/HPS_DQ_14
		HPS_DDR/HPS_DQ_15
		HPS_DDR/HPS_BA_0
		HPS_DDR/HPS_BA_1
		HPS_DDR/HPS_BA_2
		HPS_DDR/HPS_RASn
		HPS_DDR/HPS_CASn
		HPS_DDR/HPS_WEn
		HPS_DDR/HPS_CSn_0
		HPS_DDR/HPS_CSn_1
		HPS_DDR/HPS_ODT_0
		HPS_DDR/HPS_ODT_1
		HPS_GPI10
		HPS_GPI11
		HPS_GPI12
		HPS_GPI13

J25	HPS_DDR3_DQ0
J24	HPS_DDR3_DQ1
E28	HPS_DDR3_DQ2
D27	HPS_DDR3_DQ3
K26	HPS_DDR3_DQ4
G27	HPS_DDR3_DQ5
F28	HPS_DDR3_DQ6
	HPS_DDR3_DQ7
R17	HPS_DDR3_DQS_P0
R16	HPS_DDR3_DQS_N0
G28	HPS_DDR3_DM0
	HPS_DDR3_DQ8
L25	HPS_DDR3_DQ9
J27	HPS_DDR3_DQ10
J28	HPS_DDR3_DQ11
M27	HPS_DDR3_DQ12
M26	HPS_DDR3_DQ13
M28	HPS_DDR3_DQ14
N28	HPS_DDR3_DQ15
R19	HPS_DDR3_DQS_P1
R18	HPS_DDR3_DQS_N1
P28	HPS_DDR3_DM1
U15	
U16	
AC27	
V24	

Bank 6B
VCCIO = 1.5V

HPS_DDR3_DQ16	N24
HPS_DDR3_DQ17	N25
HPS_DDR3_DQ18	T28
HPS_DDR3_DQ19	U28
HPS_DDR3_DQ20	N26
HPS_DDR3_DQ21	N27
HPS_DDR3_DQ22	R27
HPS_DDR3_DQ23	V27
HPS_DDR3_DQS_P2	T19
HPS_DDR3_DQS_N2	T18
HPS_DDR3_DM2	W28
HPS_DDR3_DQ24	R26
HPS_DDR3_DQ25	R25
HPS_DDR3_DQ26	AA28
HPS_DDR3_DQ27	W26
HPS_DDR3_DQ28	R24
HPS_DDR3_DQ29	T24
HPS_DDR3_DQ30	Y27
HPS_DDR3_DQ31	AA27
HPS_DDR3_DQS_P3	U19
HPS_DDR3_DQS_N3	T20
HPS_DDR3_DM3	AB28

HPS_DDR/HPS_DQ_16	HPS_DDR/HPS_DQ_32
HPS_DDR/HPS_DQ_17	HPS_DDR/HPS_DQ_33
HPS_DDR/HPS_DQ_18	HPS_DDR/HPS_DQ_34
HPS_DDR/HPS_DQ_19	HPS_DDR/HPS_DQ_35
HPS_DDR/HPS_DQ_20	HPS_DDR/HPS_DQ_36
HPS_DDR/HPS_DQ_21	HPS_DDR/HPS_DQ_37
HPS_DDR/HPS_DQ_22	HPS_DDR/HPS_DQ_38
HPS_DDR/HPS_DQ_23	HPS_DDR/HPS_DQ_39
	HPS_DDR/HPS_DQS_2
	HPS_DDR/HPS_DQSn_2
	HPS_DDR/HPS_DM_2
	HPS_DDR/HPS_DQ_24
	HPS_DDR/HPS_DQ_25
	HPS_DDR/HPS_DQ_26
	HPS_DDR/HPS_DQ_27
	HPS_DDR/HPS_DQ_28
	HPS_DDR/HPS_DQ_29
	HPS_DDR/HPS_DQ_30
	HPS_DDR/HPS_DQ_31
	HPS_DDR/HPS_DQS_3
	HPS_DDR/HPS_DQSn_3
	HPS_DDR/HPS_DM_3
	HPS_GPI0
	HPS_GPI1
	HPS_GPI2
	HPS_GPI3
	HPS_GPI4
	HPS_GPI5
	HPS_GPI6
	HPS_GPI7
	HPS_GPI8
	HPS_GPI9
	HPS_DDR/HPS_RESETn

T26	
U25	
AC28	
V25	
V19	
V20	
AE27	
AD28	
V18	
V17	
AE28	
M25	
K27	
R20	
R21	
R28	
P26	
T17	
T16	
Y28	
Y26	
V28	HPS_DDR3_RESET_N


5C5EMA4U23C6N

Copyright (c) 2015 by Terasic Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.


Title DE0-Nano-SoC Board

Size B	Document Number FPGA Bank 6	Rev A1
Date: Tuesday, January 06, 2015	Sheet 4	of 23


UBS PHY Interface (ULPI)




Ethernet PHY Interface (RGMII)



SD Card Interface




UART Interface




HPS Reset




HPS Clock




HPS JTAG INTERFACE




Accelerometer Interface





LTC Interface



HPS SPIM MOSI



HPS Key and LED



HPS_WARM_RST_N	A23
HPS_RESET_N	H19
HPS_CLK1_25	E20
HPS_CLK2_25	D20
HPS_PORSEL	E18
JTAG_TRST	C22
HPS_TCK	K19
HPS_TMS	C23
HPS_TDI	D22
HPS_TDO	B23

HPS_ENET_GTX_CLK	J15
HPS_ENET_TX_DATA0	A16
HPS_ENET_TX_DATA1	J14
HPS_ENET_TX_DATA2	A15
HPS_ENET_TX_DATA3	D17
HPS_ENET_RX_DATA0	A14
HPS_ENET_MDIO	E16
HPS_ENET_MDC	A13
HPS_ENET_RX_DV	J13
HPS_ENET_TX_EN	A12
HPS_ENET_RX_CLK	J12
HPS_ENET_RX_DATA1	A11
HPS_ENET_RX_DATA2	C15
HPS_ENET_RX_DATA3	A9
HPS_BOOTSEL2	D15

HPS_SD_CMD	D14
HPS_SD_DATA0	C13
HPS_SD_DATA1	B6
HPS_SD_DATA2	B11
HPS_SD_DATA3	B9

HPS_USB_DATA4	C8
HPS_USB_STP	C5
HPS_USB_DIR	E5
HPS_USB_NXT	D5

HPS_USB_CLKOUT	G4
HPS_USB_DATA7	F4
HPS_USB_DATA5	D4
HPS_USB_DATA6	C7

U1M

CYCLONE V SoC BANK 7 (HPS)

Bank 7A
VCCIO = 3.3V

HPS_NRST	TRACE_CLK/ - / - /HPS_GPIO48
HPS_NPOR	TRACE_D0/SPI0_CLK/UART0_RX/HPS_GPIO49
HPS_CLK1	TRACE_D1/SPI0_MISO/UART0_TX/HPS_GPIO50
HPS_CLK2	TRACE_D2/SPI0_MISO/I2C1_SDA/HPS_GPIO51
HPS_PORSEL	TRACE_D3/SPI0_SS0/I2C1_SCL/HPS_GPIO52
HPS_TRST	TRACE_D4/SPI1_CLK/CAN1_RX/HPS_GPIO53
HPS_TCK	TRACE_D5/SPI1_MOSI/CAN1_TX/HPS_GPIO54
HPS_TMS	TRACE_D6/SPI1_SS0/I2C0_SDA/HPS_GPIO55
HPS_TDI	TRACE_D7/SPI1_MISO/I2C0_SCL/HPS_GPIO56
HPS_TDO	SPIM0_CLK/I2C1_SDA/UART0_CTS/HPS_GPIO57
	SPIM0_MOSI/I2C1_SCL/UART0_RTS/HPS_GPIO58
	SPIM0_MISO/CAN1_RX/UART1_CTS/HPS_GPIO59
	SPIM0_SS0/BOOTSEL0/CAN1_TX/UART1_RTS/HPS_GPIO60
	UART0_RX/CAN0_RX/SPIM0_SS1/HPS_GPIO61
	UART0_TX/CLKSEL1/CAN0_TX/SPIM1_SS1/HPS_GPIO62
	I2C0_SDA/UART1_RX/SPIM1_CLK/HPS_GPIO63
	I2C0_SCL/UART1_TX/SPIM1_MOSI/HPS_GPIO64
	CAN0_RX/UART0_RX/SPIM1_MISO/HPS_GPIO65
	CAN0_TX/CLKSEL0/UART0_TX/SPIM1_SS0/HPS_GPIO66

Bank 7B
VCCIO = 3.3V

NAND_ALE/RGMII1_TX_CLK/QSPI_SS3/HPS_GPIO14	QSPI_IQ0/ - /USB1_CLK/HPS_GPIO29
NAND_CE/RGMII1_TXD0/USB1_D0/HPS_GPIO15	QSPI_IQ1/ - /USB1_STP/HPS_GPIO30
NAND_CL/RGMII1_TXD1/USB1_D1/HPS_GPIO16	QSPI_IQ2/ - /USB1_DIR/HPS_GPIO31
NAND_RE/RGMII1_TXD2/USB1_D2/HPS_GPIO17	QSPI_IQ3/ - /USB1_NXT/HPS_GPIO32
NAND_RB/RGMII1_TXD3/USB1_D3/HPS_GPIO18	QSPI_SS0/BOOTSEL1/ - /HPS_GPIO33
NAND_DQ0/RGMII1_RXD0/ - /HPS_GPIO19	QSPI_CLK/ - /HPS_GPIO34
NAND_DQ1/RGMII1_MDIO/I2C3_SDA/HPS_GPIO20	QSPI_SS1/ - /HPS_GPIO35
NAND_DQ2/RGMII1_MDC/I2C3_SCL/HPS_GPIO21	
NAND_DQ3/RGMII1_RX_CTL/USB1_D4/HPS_GPIO22	
NAND_DQ4/RGMII1_TX_CTL/USB1_D5/HPS_GPIO23	
NAND_DQ5/RGMII1_RX_CLK/USB1_D6/HPS_GPIO24	
NAND_DQ6/RGMII1_RXD1/USB1_D7/HPS_GPIO25	
NAND_DQ7/RGMII1_RXD2/ - /HPS_GPIO26	
NAND_WP/RGMII1_RXD3/QSPI_SS2/HPS_GPIO27	
NAND_WE/BOOTSEL2/QSPI_SS1/ - /HPS_GPIO28	

Bank 7C
VCCIO = 3.3V


SDMMC_CMD/USB0_D0/ - /HPS_GPIO36	SDMMC_PWREN/USB0_D1/ - /HPS_GPIO37
SDMMC_D0/USB0_D2/ - /HPS_GPIO38	SDMMC_D4/USB0_D4/ - /HPS_GPIO40
SDMMC_D1/USB0_D3/ - /HPS_GPIO39	SDMMC_D5/USB0_D5/ - /HPS_GPIO41
SDMMC_D2/USB0_DIR/ - /HPS_GPIO46	SDMMC_D6/USB0_D6/ - /HPS_GPIO42
SDMMC_D3/USB0_NXT/ - /HPS_GPIO47	SDMMC_D7/USB0_D7/ - /HPS_GPIO43
SDMMC_FB_CLK_IN/USB0_CLK/ - /HPS_GPIO44	SDMMC_CCLK_OUT/USB0_STP/ - /HPS_GPIO45

Bank 7D
VCCIO = 3.3V

RGMII0_RXD0/USB1_D4/ - /HPS_GPIO5	RGMII0_TXD0/USB1_D0/ - /HPS_GPIO1
RGMII0_RXD1/USB1_STP/ - /HPS_GPIO11	RGMII0_TXD1/USB1_D1/ - /HPS_GPIO2
RGMII0_RXD2/USB1_DIR/ - /HPS_GPIO12	RGMII0_TXD2/USB1_D2/ - /HPS_GPIO3
RGMII0_RXD3/USB1_NXT/ - /HPS_GPIO13	RGMII0_TXD3/USB1_D3/ - /HPS_GPIO4
RGMII0_RX_CLK/USB1_CLK/ - /HPS_GPIO10	RGMII0_TX_CTL/ - /HPS_GPIO9
RGMII0_RX_CTL/USB1_D7/ - /HPS_GPIO8	RGMII0_TX_CLK/ - /HPS_GPIO10
RGMII0_MDIO/USB1_D5/I2C2_SDA/HPS_GPIO6	
RGMII0_MDC/USB1_D6/I2C2_SCL/HPS_GPIO7	

5CSEMA4U23C6N

Default Setting: BOOTSEL[2:0]=101 (Boot from SD CARD)
 CLKSEL[1:0] = 00



C21	HPS_UART_RX
A22	HPS_UART_TX
B21	HPS_I2C1_SDAT
A21	HPS_I2C1_SCLK
K18	HPS_LED
A20	HPS_KEY
J18	HPS_I2C0_SDAT
A19	HPS_I2C0_SCLK
C18	HPS_I2C0_SCLK
A18	
C17	
B18	
J17	HPS_BOOTSEL0
A17	HPS_GSENSOR_INT
H17	HPS_CLOCKSEL1
C19	HPS_SPIM_CLK
B16	HPS_SPIM_MOSI
B19	HPS_SPIM_MISO
C16	HPS_SPIM_SS

A8	
H16	
A7	
J16	
A6	HPS_BOOTSEL1
C14	
B14	HPS_ENET_INT_N

A5	
H13	
A4	HPS_LTC_GPIO
H12	R120 0 DNI HPS_USB_RESET
B4	R121 0 DNI HPS_ENET_RESET_N

B8	HPS_SD_CLK
----	------------

C10	HPS_USB_DATA0
F5	HPS_USB_DATA1
C9	HPS_USB_DATA2
C4	HPS_USB_DATA3
C6	HPS_CONV_USB_N
E4	




terasic Copyright (c) 2015 by Terasic Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.

Title
DE0-Nano-SoC Board

Size B	Document Number FPGA Bank 7	Rev A1
------------------	---------------------------------------	------------------

Date: Tuesday, January 06, 2015 **Sheet** 5 of 23

GPIO





Factory Default Configuration:
 50MHz x2
 25MHz x3
 24MHz x2

CAD Note:
Place near pin 3 and 5
(C3 & C322)

CAD Note:
Place near IC power pin

Clock Generator




- Default: 24MHz
- Default: 25MHz
- Default: 24MHz
- Default: 25MHz
- Default: 25MHz
- Default: 50MHz
- Default: 50MHz

Default : I2C Address 0xDA/0xDB

Copyright (c) 2015 by Terasic Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title DE0-Nano-SoC Board		
Size B	Document Number FPGA Clock and Clock Generator	Rev A1
Date: Tuesday, January 06, 2015	Sheet 6 of 23	1

FPGA JTAG INTERFACE





USB Blaster



GPIO






ADC




Design Note:
Optional termination resistor
for DCLK








CAD Note:
Place near FPGA DCLK pin

FPGA_TCK	AB5
FPGA_TMS	AC7
FPGA_TDI	W10
FPGA_TDO	Y9
EPCQ_DCLK	AA8
EPCQ_AS_DATA0	AD7
EPCQ_AS_DATA1	AC6
EPCQ_AS_DATA2	AC5
EPCQ_AS_DATA3	AB6
EPCQ_nCS0	AA6
GPIO_0_D7	Y4
GPIO_0_D4	Y8
GPIO_0_D8	Y5
GPIO_0_D6	W8
GPIO_0_D5	AB4
GPIO_0_D10	T8
ADC_CONVST	AA4
ADC_SDO	U9
ADC_SCK	AD4
ADC_SDI	V10
ADC_SDI	AC4







Default Setup MSEL[4:0] = 10010, AS Fast Mode












Copyright (c) 2015 by Terasic Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
DE0-Nano-SoC Board		
Size	Document Number	Rev
B	FPGA Decoupling	A1
Date:	Tuesday, January 06, 2015	Sheet 9 of 23



- CLK_UB2_24
- JTAG Interface (off-page, to JTAG Chain)**
- JTAG_Blaster_TCK
- JTAG_Blaster_TMS
- JTAG_Blaster_TDO
- JTAG_Blaster_TDI
- JTAG_TRST
- FPGA Configuration**
- FPGA_NCONFIG
- FPGA_CONF_DONE
- HPS Reset**
- HPS_WARM_RST_N
- HPS_RESET_N



Design Note:
Please assign USB_DISABLE_n to Weakly pull-up
USB_DISABLE_n Not use.



Copyright (c) 2015 by Terasic Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
DE0-Nano-SoC Board		
Size	Document Number	Rev
B	USB Blaster II	A1
Date:	Tuesday, January 06, 2015	Sheet 10 of 23


USB Blaster





FPGA JTAG INTERFACE




HPS JTAG INTERFACE



JTAG Chain









DDR3 Interface (HPS)



Note :
you can only swap the DQ signals
within x8 group (e.g. 0-7,8-15,16-23,24-31)
on the DDR3 chips

Note : you can swap the signals on the OCT resistor array
(include NC pin)





Terasic
Copyright (c) 2015 by Terasic Inc. Taiwan.
All rights reserved.
No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.

Title: **DE0-Nano-SoC Board**



Size: B | Document Number: HPS : DDR3 SDRAM | Rev: A1

Date: Tuesday, January 06, 2015 | Sheet: 12 of 23


UART Interface



SD Card Interface












Copyright (c) 2015 by Terasic Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
DE0-Nano-SoC Board		
Size	Document Number	Rev
B	HPS : UART to USB & SD CARD	A1
Date:	Tuesday, January 06, 2015	Sheet 13 of 23



UBS PHY Interface (ULPI)

- 5 << HPS_USB_DATA[7..0]
- 5 << HPS_USB_CLKOUT
- 5 << HPS_USB_NXT
- 5 << HPS_USB_DIR
- 5 << HPS_USB_STP
- 6 << CLK_USB_24
- 5,10 << HPS_USB_RESET
- 17 << HPS_USB_RESET_N

Ethernet PHY Interface (RGMII)




Copyright (c) 2015 by Terasic Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title DE0-Nano-SoC Board		
Size B	Document Number HPS : Gagabit Ethernet	Rev A1
Date: Tuesday, January 06, 2015	Sheet 15 of 23	

Digital Accelerometer

Accelerometer Interface

- 5 <<> HPS_I2C0_SDAT
- 5 <<> HPS_I2C0_SCLK
- 5 <<> HPS_GSENSOR_INT




Default : I2C Address 0xA6/0xA7

LTC Interface

- 5 <<> HPS_I2C1_SDAT
- 5 <<> HPS_I2C1_SCLK
- 5 <<> HPS_SPIM_MOSI
- 5 <<> HPS_SPIM_MISO
- 5 <<> HPS_SPIM_CLK
- 5 <<> HPS_SPIM_SS
- 5 <<> HPS_LTC_GPIO


LTC 2x7 Connector



Copyright (c) 2015 by Terasic Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title DE0-Nano-SoC Board		
Size B	Document Number HPS : Accelerometer, LTC Connector	Rev A1
Date: Tuesday, January 06, 2015	Sheet 16	of 23


HPS Cold Reset

- HPS Cold Reset**
- 5,10 << HPS_RESET_N
 - 5,10,15,17 << HPS_ENET_RESET_N
 - 13 << HPS_UART_RESET_N
 - 14 << HPS_USB_RESET_N



HPS Warm Reset


- HPS Warm Reset**
- 5,10 << HPS_WARM_RST_N



HPS Key and LED


- 5 << HPS_KEY
- 5 >> HPS_LED



HPS User Button















HPS User LED



 Copyright (c) 2015 by Terasic Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.	
Title DE0-Nano-SoC Board	
Size B	Document Number HPS : BUTTON and LED
Date: Tuesday, January 06, 2015	Rev A1
Sheet 17 of 23	



 Copyright (c) 2015 by Terasic Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
DE0-Nano-SoC Board		
Size	Document Number	Rev
B	FPGA : ADC1 - LTC2308 for ADC Header Analog input	A1
Date:	Tuesday, January 06, 2015	Sheet 18 of 23




Copyright (c) 2015 by Terasic Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title DE0-Nano-SoC Board		
Size B	Document Number FPGA : GPIO, ADC & Arduino Expansion Header	Rev A1
Date: Tuesday, January 06, 2015	Sheet 19	of 23




KEY




SWITCH





LED





Copyright (c) 2015 by Terasic Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.	
Title	
DE0-Nano-SoC Board	
Size	Document Number
B	FPGA : LED, KEY, SW
Date:	Tuesday, January 06, 2015
Sheet	20 of 23
Rev	A1








Ramp Time
Tsoft-start = 1 msec
1.1V / 3A



Copyright (c) 2015 by Terasic Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
DE0-Nano-SoC Board		
Size	Document Number	Rev
B	Power - 1.1V, 5V	A1
Date:	Tuesday, January 06, 2015	Sheet 21 of 23



Copyright (c) 2015 by Terasic Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
DE0-Nano-SoC Board		
Size	Document Number	Rev
B	Power - 2.5V, 3.3V	A1
Date:	Tuesday, January 06, 2015	Sheet 22 of 23



Copyright (c) 2015 by Terasic Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
DE0-Nano-SoC Board		
Size	Document Number	Rev
B	Power - 1.2V, 1.5V, 1.8V, 9V	A1
Date:	Tuesday, January 06, 2015	Sheet 23 of 23